CPU design

Results: 174



#Item
111Computer hardware / Central processing unit / Telecommunications engineering / Quasi Delay Insensitive / Microprocessors / Asynchronous circuit / CPU design / Datapath / Reduced instruction set computing / Electronic engineering / Electrical circuits / Electrical engineering

25 YEARS AGO: THE FIRST ASYNCHRONOUS MICROPROCESSOR Alain J. Martin Department of Computer Science California Institute of Technology Pasadena, CA 91125, USA

Add to Reading List

Source URL: authors.library.caltech.edu

Language: English - Date: 2014-02-06 14:24:49
112Energy conservation / Central processing unit / Electric power / Computers and the environment / Power management / Microprocessors / Advanced Configuration and Power Interface / CPU design / Embedded system / Computer hardware / Computing / Computer architecture

SQUEEZE watts from your embedded design

Add to Reading List

Source URL: standby.lbl.gov

Language: English - Date: 2008-05-13 18:20:56
113Central processing unit / Microprocessors / Parallel computing / Threads / CPU cache / Multi-core processor / Microarchitecture / Cell / Multithreading / Computer hardware / Computer architecture / Computing

TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. XX, NO. YY, ZZZ[removed]Performance Models for Network Processor Design Tilman Wolf, Member, IEEE, Mark A. Franklin, Fellow, IEEE

Add to Reading List

Source URL: www.ecs.umass.edu

Language: English - Date: 2013-12-04 11:29:39
114Digital electronics / Integrated circuits / Integrated circuit design / Application-specific integrated circuit / Physical design / Signal integrity / Timing closure / Synopsys / CPU design / Electronic engineering / Electronic design automation / Electronic design

UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C[removed]FORM 10-K 

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-02-24 17:15:57
115Central processing unit / Computing / CPU cache / Microarchitecture / Cache / Alpha 21064 / Dynamic random-access memory / MIPS architecture / Translation lookaside buffer / Computer hardware / Computer architecture / Computer memory

1 A Pipelined Asynchronous Cache System Mika Nystr¨om, Andrew M. Lines, Alain J. Martin Abstract— We present the design of a pipelined cache system for use

Add to Reading List

Source URL: www.async.caltech.edu

Language: English - Date: 2008-06-02 20:27:46
116Computer hardware / Central processing unit / Telecommunications engineering / Quasi Delay Insensitive / Microprocessors / Asynchronous circuit / CPU design / Datapath / Reduced instruction set computing / Electronic engineering / Electrical circuits / Electrical engineering

25 YEARS AGO: THE FIRST ASYNCHRONOUS MICROPROCESSOR Alain J. Martin Department of Computer Science California Institute of Technology Pasadena, CA 91125, USA

Add to Reading List

Source URL: www.async.caltech.edu

Language: English - Date: 2014-01-28 17:16:01
117Synopsys / Compiler / SystemC / CPU design / Catapult C / Logic synthesis / Electronic engineering / Electronic design automation / High-level synthesis

Success Story Synopsys and STMicroelectronics Noida ST Noida Quickly Achieves Advanced Video Compression with Synphony C Compiler

Add to Reading List

Source URL: www.synopsys.com

Language: English
118Computer memory / Central processing unit / Virtual memory / Parallel computing / Memory address / Pointer / 64-bit / Processor register / CPU cache / Computing / Computer architecture / Computer hardware

Thesis Proposal: Design and Evaluation of the Hamal Parallel Computer J.P. Grossman April 19, 2001 Supervisor: Tom Knight

Add to Reading List

Source URL: www.ai.mit.edu

Language: English - Date: 2001-05-13 17:22:56
119Mentor Graphics / Application-specific integrated circuit / Embedded system / Reliability engineering / Field-programmable gate array / CPU design / Logic simulation / Tessolve / C-DAC Thiruvananthapuram / Electronic engineering / Design / Digital electronics

SPECIALIZING IN: ADVANCED POWER MANAGEMENT SOLVING YOUR POWER PROBLEMS & IMPROVING POWER EFFICIENCY INTEGRATED CIRCUITS & SOFTWARE DEVELOPMENT PRODUCT INNOVATION

Add to Reading List

Source URL: www.packetdigital.com

Language: English - Date: 2014-04-04 15:23:34
120Data types / Computer hardware / Central processing unit / Computer architecture / CPU cache / Alpha Arietis / Pointer / Address space / Page table / Computing / Computer memory / Virtual memory

 Design and Evaluation of the Hamal Parallel Computer J.P. Grossman Project Aries

Add to Reading List

Source URL: www.ai.mit.edu

Language: English - Date: 2002-12-03 13:16:17
UPDATE